DatasheetsPDF.com

CXL5003P

Part Number	CXL5003P
Manufacturer	Sony Corporation
Description	CMOS-CCD 1H Delay Line for PAL
Published	Mar 27, 2005
Detailed Description	CXL5003M/P CMOS-CCD 1H Delay Line for PAL Description The CXL5003M/P are general-purpose CMOS-CCD delay line ICs that pr...
Datasheet	CXL5003P PDF File

Overview

CXL5003M/P CMOS-CCD 1H Delay Line for PAL Description The CXL5003M/P are general-purpose CMOS-CCD delay line ICs that provide 1H delay time for PAL.
Features • Low power consumption 110mW (Typ.
) • Small size package (8-pin SOP, DIP) • Low differential gain DG = 3% (Typ.
) • Input signal amplitude 180 IRE (= 1.
28Vp-p, Max.
) • Low input clock amplitude operation 150mVp-p (Min.
) • Built-in peripheral circuits (clock driver, timing generator, autobias, and output circuits) Functions • 848-bit CCD register • Clock drivers • Autobias circuit • Sync tip clamp circuit • Sample and hold circuit Structure CMOS-CCD Absolute Maximum Ratings (Ta = 25°C) • Supply voltage VDD 11 V • Supply voltage VCL 6 V • Operating temperature Topr –10 to +60 °C • Storage temperature Tstg –55 to +150 °C • Allowable power dissipation PD CXL5003M 350 mW CXL5003P 480 mW Recommended Operating Conditions Supply voltage VDD 9 ± 5% V VCL 5 ± 5% V Recommended Clock Conditions • Input clock amplitude VCLK 150mVp-p to 1.
0Vp-p (250mVp-p typ.
) • Clock frequency fCLK 13.
300856MHz Sony reserves the right to change products and specifications without prior notice.
This information does not convey any license by any implication or otherwise under any patents or other right.
Application circuits shown, if any, are typical examples illustrating the operation of the devices.
Sony cannot assume responsibility for any problems arising out of the use of these circuits.
CXL5003M 8 pin SOP (Plastic) CXL5003P 8 pin DIP (Plastic) –1– E51215B79-PS CXL5003M/P Blook Diagram AUTO FEED OUT 5 ref.
(1 BIT) CLAMP CIRCUIT 848-BIT SHIFT REGISTER AMP S/H AMP AMP φ1 φ2 DUTY CONTROL CIRCUIT 4 IN 8 7 6 AUTO BIAS CIRCUIT φ1 φ2 CLOCK DRIVERS 1 2 3 VSS VCL Pin Description Pin No.
Symbol 1 2 3 4 VSS VCL CLK VDD Description GND 5V power supply Clock input 9V power supply > 100k Impedance [Ω] Pin No.
Symbol 5 6 7 8 OUT FEED Description Signal output Impedance [Ω] 600 to 1k CLK Feedback DC output > 100k 10k > 100k AUTO ...

Similar Datasheet

CXL5001M CMOS-CCD 1H Delay Line for NTSC - Sony Corporation
CXL5001P CMOS-CCD 1H Delay Line for NTSC - Sony Corporation
CXL5002M CMOS-CCD 1/2H Delay Line for NTSC - Sony Corporation
CXL5002P CMOS-CCD 1/2H Delay Line for NTSC - Sony Corporation
CXL5003M CMOS-CCD 1H Delay Line for PAL - Sony Corporation
CXL5003P CMOS-CCD 1H Delay Line for PAL - Sony Corporation
CXL5005M CMOS-CCD 1H Delay Line for NTSC with PLL - Sony Corporation
CXL5005P CMOS-CCD 1H Delay Line for NTSC with PLL - Sony Corporation

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)