DatasheetsPDF.com

IS61NLP25632

Part Number	IS61NLP25632
Manufacturer	Integrated Silicon Solution Inc
Description	256K x 32/ 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM
Published	Apr 7, 2005
Detailed Description	IS61NP25632 IS61NP25636 IS61NP51218 IS61NLP25632 IS61NLP25636 IS61NLP51218 256K x 32, 256K x 36 and 512K x 18 PIPELINE '...
Datasheet	IS61NLP25632 PDF File

Overview

IS61NP25632 IS61NP25636 IS61NP51218 IS61NLP25632 IS61NLP25636 IS61NLP51218 256K x 32, 256K x 36 and 512K x 18 PIPELINE 'NO WAIT' STATE BUS SRAM ISSI ® PRELIMINARY INFORMATION APRIL 2001 FEATURES • • • • • • • • • • • • • • • • 100 percent bus utilization No wait cycles between Read and Write Internal self-timed write cycle Individual Byte Write Control Single R/W (Read/Write) control pin Clock controlled, registered address, data and control Interleaved or linear burst sequence control using MODE input Three chip enables for simple depth expansion and address pipelining for TQFP Power Down mode Common data inputs and data outputs CKE pin to enable clock and suspend operation JEDEC 100-pin TQFP, 119 PBGA package Single +3.
3V power supply (± 5%) NP Version: 3.
3V I/O Supply Voltage NLP Version: 2.
5V I/O Supply Voltage Industrial temperature available DESCRIPTION The 8 Meg 'NP' product family feature high-speed, low-power synchronous static RAMs designed to provide a burstable, high-performance, 'no wait' state, device for network and communications customers.
They are organized as 262,144 words by 32 bits, 262,144 words by 36 bits and 524,288 words by 18 bits, fabricated with ISSI's advanced CMOS technology.
Incorporating a 'no wait' state feature, wait cycles are eliminated when the bus switches from read to write, or write to read.
This device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit.
All synchronous inputs pass through registers are controlled by a positive-edge-triggered single clock input.
Operations may be suspended and all synchronous inputs ignored when Clock Enable, CKE is HIGH.
In this state the internal device will hold their previous values.
All Read, Write and Deselect cycles are initiated by the ADV input.
When the ADV is HIGH the internal burst counter is incremented.
New external addresses can be loaded when ADV is LOW.
Write cycles are internally self-timed and are i...

Similar Datasheet

IS61NLP25618A (IS61NVPxxxxxA) STATE BUS SRAM - ISSI
IS61NLP25632 256K x 32/ 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM - Integrated Silicon Solution Inc
IS61NLP25636 256K x 32/ 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM - Integrated Silicon Solution Inc
IS61NLP25636A 9Mb STATE BUS SRAM - ISSI
IS61NLP25636B 9Mb STATE BUS SRAM - ISSI
IS61NLP25636B 9Mb STATE BUS SRAM - ISSI
IS61NLP25672 (IS61NVPxxxxx) STATE BUS SRAM - ISSI

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)