DatasheetsPDF.com

DS3100

Maxim Integrated Products
Part Number DS3100
Manufacturer Maxim Integrated Products
Description Stratum 3/3E Timing Card-IC
Published Aug 28, 2007
Detailed Description www.DataSheet4U.com DS3100 Stratum 3/3E Timing Card IC www.maxim-ic.com GENERAL DESCRIPTION When paired with an extern...
Datasheet PDF File DS3100 PDF File

DS3100
DS3100

Overview
www.
DataSheet4U.
com DS3100 Stratum 3/3E Timing Card IC www.
maxim-ic.
com GENERAL DESCRIPTION When paired with an external TCXO or OCXO, the DS3100 is a complete central timing and synchronization solution for SONET/SDH network elements.
With two multiprotocol BITS/SSU receivers and 14 input clocks, the device directly accepts both external timing and line timing from a large number of line cards.
All input clocks are continuously monitored for frequency accuracy and activity.
Any two of the input clocks can be selected as the references for the two core DPLLs.
The T0 DPLL complies with the Stratum 3 and 3E requirements of GR1244, GR-253, and the requirements of G.
812 Type III and G.
813.
From the output of the core DPLLs, a wide variety of output clock frequencies and frame pulses can be produced simultaneously on the 11 output clock pins.
Two DS3100 devices can be configured in a master/slave arrangement for timing card equipment protection.
The DS3100 registers and I/O pins are backward compatible with Semtech’s ACS8520 and ACS8530 timing card ICs.
FEATURES Synchronization Subsystem for Stratum 3E, 3, 4E and 4, SMC and SEC - Meets Requirements of GR-1244 Stratum 3/3E, GR-253, G.
812 Types I, III and IV, and G.
813 - Stratum 3E Holdover Accuracy with Suitable External Oscillator - Programmable Bandwidth, 0.
5mHz to 70Hz - Hitless Reference Switching on Loss of Input - Phase Build-Out and Transient Absorption - Locks to and Generates 125MHz for Gigabit Synchronous Ethernet per ITU-T G.
8261 14 Input Clocks - 10 CMOS/TTL Inputs Accept 2kHz, 4kHz, and Any Multiple of 8kHz Up to 125MHz - Two LVDS/LVPECL/CMOS/TTL Inputs Accept Nx8kHz Up to 125MHz Plus 155.
52MHz - Two 64kHz Composite Clock Receivers - Continuous Input Clock Quality Monitoring - Separate 2/4/8kHz Frame Sync Input 11 Output Clocks - Five CMOS/TTL Outputs Drive Any Internally Produced Clock Up to 77.
76MHz - Two LVDS Outputs Each Drive Any Internally Produced Clock Up to 311.
04MHz - One 64kHz Composite Clock Tr...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)