DatasheetsPDF.com

LH540203

Part Number	LH540203
Manufacturer	Sharp Electrionic Components
Description	CMOS 2048 x 9 Asynchronous FIFO
Published	Mar 22, 2005
Detailed Description	LH540203 FEATURES • Fast Access Times: 15/20/25/35/50 ns • Fast-Fall-Through Time Architecture Based on CMOS Dual-Port S...
Datasheet	LH540203 PDF File

Overview

LH540203 FEATURES • Fast Access Times: 15/20/25/35/50 ns • Fast-Fall-Through Time Architecture Based on CMOS Dual-Port SRAM Technology • Input Port and Output Port Have Entirely Independent Timing • Expandable in Width and Depth • Full, Half-Full, and Empty Status Flags • Data Retransmission Capability • TTL-Compatible I/O • Pin and Functionally Compatible with Sharp LH5498 and with Am/IDT/MS7203 • Control Signals Assertive-LOW for Noise Immunity • Packages: 28-Pin, 300-mil PDIP 28-Pin, 300-mil SOJ * 32-Pin PLCC CMOS 2048 × 9 Asynchronous FIFO FUNCTIONAL DESCRIPTION The LH540203 is a FIFO (First-In, First-Out) memory device, based on fully-static CMOS dual-port SRAM technology, capable of storing up to 2048 nine-bit words.
It follows the industry-standard architecture and package pinouts for nine-bit asynchronous FIFOs.
Each nine-bit LH540203 word may consist of a standard eight-bit byte, together with a parity bit or a block-marking/framing bit.
The input and output ports operate entirely independently of each other, unless the LH540203 becomes either totally full or else totally empty.
Data flow at a port is initiated by asserting either of two asynchronous, assertive-LOW control inputs: Write (W) for data entry at the input port, or Read (R) for data retrieval at the output port.
Full, Half-Full, and Empty status flags monitor the extent to which the internal memory has been filled.
The system may make use of these status outputs to avoid the risk of data loss, which otherwise might occur either by attempting to write additional words into an already-full LH540203, or by attempting to read additional words from an already-empty LH540203.
When an LH540203 is operating in a depth-cascaded configuration, the Half-Full Flag is not available.
PIN CONNECTIONS NC* 28-PIN PDIP 28-PIN SOJ * D3 D8 D4 W D8 D3 D2 D1 D0 XI FF Q0 Q1 Q2 Q3 Q8 VSS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VCC D4 D5 D6 D7 FL/RT RS EF XO/HF Q7 Q6 Q5 Q4 R 5...

Similar Datasheet

LH540202 CMOS 1024 x 9 Asynchronous FIFO - Sharp Electrionic Components
LH540203 CMOS 2048 x 9 Asynchronous FIFO - Sharp Electrionic Components
LH540204 CMOS 4096 x 9 Asynchronous FIFO - Sharp Electrionic Components
LH540205 CMOS 8192 x 9 Asynchronous FIFO - Sharp Electrionic Components
LH540215 512 x 18 / 1024 x 18 Synchronous FIFO - Sharp Electrionic Components
LH540225 512 x 18 / 1024 x 18 Synchronous FIFO - Sharp Electrionic Components
LH540235 2048 x 18 / 4096 x 18 Synchronous FIFOs - Sharp Electrionic Components
LH540245 2048 x 18 / 4096 x 18 Synchronous FIFOs - Sharp Electrionic Components

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)