DatasheetsPDF.com

LH540205

Part Number	LH540205
Manufacturer	Sharp Electrionic Components
Description	CMOS 8192 x 9 Asynchronous FIFO
Published	Mar 22, 2005
Detailed Description	LH540205 FEATURES • Fast Access Times: 20/25/35/50 ns • Fast-Fall-Through Time Architecture Based on CMOS Dual-Port SRAM...
Datasheet	LH540205 PDF File

Overview

LH540205 FEATURES • Fast Access Times: 20/25/35/50 ns • Fast-Fall-Through Time Architecture Based on CMOS Dual-Port SRAM Technology • Input Port and Output Port Have Entirely Independent Timing • Expandable in Width and Depth • Full, Half-Full, and Empty Status Flags • Data Retransmission Capability • TTL-Compatible I/O • Pin and Functionally Compatible with Am/IDT7205 • Control Signals Assertive-LOW for Noise Immunity • Package: 28-Pin, 300-mil PDIP CMOS 8192 × 9 Asynchronous FIFO Data words are read out from the LH540205’s output port in precisely the same order that they were written in at its input port; that is, according to a First-In, First Out (FIFO) queue discipline.
Since the addressing sequence for a FIFO device’s memory is internally predefined, no external addressing information is required for the operation of the LH540205 device.
Drop-in-replacement compatibility is maintained with both larger sizes and smaller sizes of industry-standard nine-bit asynchronous FIFOs.
The only change is in the number of internally-stored data words implied by the states of the Full Flag and the Half-Full Flag.
The Retransmit (RT) control signal causes the internal FIFO-memory-array read-address pointer to be set back to zero, to point to the LH540205’s first physical memory location, without affecting the internal FIFO-memoryarray write-address pointer.
Thus, the Retransmit control signal provides a mechanism whereby a block of data, delimited by the zero physical address and the current write-address-pointer value, may be read out repeatedly an arbitrary number of times.
The only restrictions are that neither the read-address pointer nor the write-address pointer may ‘wrap around’ during this entire process, i.
e.
, advance past physical location zero after traversing the entire memory.
The retransmit facility is not available when an LH540205 is operating in a depth-expanded configuration.
FUNCTIONAL DESCRIPTION The LH540205 is a FIFO (First-In, First-Out) memory devi...

Similar Datasheet

LH540202 CMOS 1024 x 9 Asynchronous FIFO - Sharp Electrionic Components
LH540203 CMOS 2048 x 9 Asynchronous FIFO - Sharp Electrionic Components
LH540204 CMOS 4096 x 9 Asynchronous FIFO - Sharp Electrionic Components
LH540205 CMOS 8192 x 9 Asynchronous FIFO - Sharp Electrionic Components
LH540215 512 x 18 / 1024 x 18 Synchronous FIFO - Sharp Electrionic Components
LH540225 512 x 18 / 1024 x 18 Synchronous FIFO - Sharp Electrionic Components
LH540235 2048 x 18 / 4096 x 18 Synchronous FIFOs - Sharp Electrionic Components
LH540245 2048 x 18 / 4096 x 18 Synchronous FIFOs - Sharp Electrionic Components

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)