DatasheetsPDF.com

ICS8624

Part Number	ICS8624
Manufacturer	Integrated Circuit Systems
Description	1-TO-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER
Published	May 13, 2010
Detailed Description	Integrated Circuit Systems, Inc. ICS8624 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER FEATURES • Fully integ...
Datasheet	ICS8624 PDF File

Overview

Integrated Circuit Systems, Inc.
ICS8624 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER FEATURES • Fully integrated PLL • 5 differential HSTL outputs • Selectable differential CLKx, nCLKx input pairs • CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, HSTL, SSTL, HCSL • Output frequency range: 31.
25MHz to 700MHz • Input frequency range: 31.
25MHz to 700MHz • VCO range: 250MHz to 700MHz • External feedback for “zero delay” clock regeneration • Cycle-to-cycle jitter: 25ps (maximum) • Output skew: 25ps (maximum) • Static phase offset: ±100ps • 3.
3V core, 1.
8V output operating supply • 0°C to 70°C ambient operating temperature • Lead-Free package available • Industrial temperature information available upon request GENERAL DESCRIPTION The ICS8624 is a high performance, 1-to-5 Differential-to-HSTL zero delay buffer and HiPerClockS™ a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS.
The ICS8624 has two selectable clock input pairs.
The CLK0, nCLK0 and CLK1, nCLK1 pair can accept most standard differential input levels.
The VCO operates at a frequency range of 250MHz to 700MHz.
Utilizing one of the outputs as feedback to the PLL, output frequencies up to 700MHz can be regenerated with zero delay with respect to the input.
Dual reference clock inputs support redundant clock www.
DataSheet4U.
com or multiple reference applications.
ICS BLOCK DIAGRAM Q0 nQ0 PLL_SEL ÷4, ÷8 0 1 1 PIN ASSIGNMENT PLL_SEL GND GND VDDO VDDA nQ4 VDD Q4 Q1 nQ1 0 CLK0 nCLK0 CLK1 nCLK1 CLK_SEL FB_IN nFB_IN 32 31 30 29 28 27 26 25 Q2 nQ2 Q3 nQ3 SEL0 SEL1 CLK0 nCLK0 CLK1 nCLK1 CLK_SEL MR 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 VDD nFB_IN FB_IN GND GND nQ0 Q0 VDDO 24 23 22 VDDO Q3 nQ3 Q2 nQ2 Q1 nQ1 VDDO PLL Q4 nQ4 ICS8624 21 20 19 18 17 SEL0 SEL1 MR 32-Lead LQFP 7mm x 7mm x 1.
4mm body package Y Package Top View 8624BY www.
icst.
com/products/hiperclocks.
html 1 REV.
C JUNE 15, 2004 Integrated Circuit Systems, Inc.
IC...

Similar Datasheet

ICS8602 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR - Integrated Circuit Systems
ICS8624 1-TO-5 DIFFERENTIAL-TO-HSTL ZERO DELAY BUFFER - Integrated Circuit Systems
ICS8633-01 1-TO-3 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY BUFFER - Integrated Circuit Systems
ICS86953I-147 1-TO-9 DIFFERENTIAL-TO-LVCMOS / LVTTL ZERO DELAY BUFFER - Integrated Circuit Systems

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)