DatasheetsPDF.com

MK2049-45

Renesas

CLOCK PLL


Description
3.3 VOLT COMMUNICATIONS CLOCK PLL DATASHEET MK2049-45A Description The MK2049-45A is a dual Phase-Locked Loop (PLL) device which can provide frequency synthesis and jitter attenuation. The first PLL is VCXO based and uses a pullable crystal to track signal wander and attenuate input jitter. The second PLL is a translator for frequency multiplication. Basic...



Renesas

MK2049-45

File Download Download MK2049-45 Datasheet


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)