DatasheetsPDF.com

HEF4043B

NXP
Part Number HEF4043B
Manufacturer NXP
Description Quadruple R/S latch with 3-state outputs
Published Mar 23, 2005
Detailed Description HEF4043B Quad R/S latch with 3-state outputs Rev. 10 — 18 November 2011 Product data sheet 1. General description The...
Datasheet PDF File HEF4043B PDF File

HEF4043B
HEF4043B



Overview
HEF4043B Quad R/S latch with 3-state outputs Rev.
10 — 18 November 2011 Product data sheet 1.
General description The HEF4043B is a quad R/S latch with 3-state outputs with a common output enable input (OE).
Each latch has an active HIGH set input (1S to 4S), an active HIGH reset input (1R to 4R) and an active HIGH 3-state output (1Q to 4Q).
When OE is HIGH, the latch output (nQ) is determined by the nR and nS inputs as shown in Table 3.
When OE is LOW, the latch outputs are in the high impedance OFF-state.
OE does not affect the state of the latch.
The high impedance off-state feature allows common bussing of the outputs.
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS (usually ground).
Unused inputs must be connected to VDD, VSS, or another input.
2.
Features and benefits  Fully static operation  5 V, 10 V, and 15 V parametric ratings  Standardized symmetrical output characteristics  Specified from 40 C to +85 C  Complies with JEDEC standard JESD 13-B 3.
Applications  Four-bit storage with output enable 4.
Ordering information Table 1.
Ordering information All types operate from 40 C to +85 C.
Type number Package Name Description HEF4043BP DIP16 plastic dual in-line package; 16 leads (300 mil) HEF4043BT SO16 plastic small outline package; 16 leads; body width 3.
9 mm Version SOT38-4 SOT109-1 NXP Semiconductors 5.
Functional diagram HEF4043B Quad R/S latch with 3-state outputs 4 1S 3 1R 1Q 2 6 2S 7 2R 12 3S 11 3R 2Q 9 3-STATE OUTPUTS 3Q 10 14 4S 15 4R 5 OE Fig 1.
Functional diagram 4Q 1 001aae616 6.
Pinning information 6.
1 Pinning nS nQ nR OE to other latches 001aae618 Fig 2.
Logic diagram for one latch Fig 3.
Pin configuration HEF4043B 4Q 1 1Q 2 1R 3 1S 4 OE 5 2S 6 2R 7 VSS 8 16 VDD 15 4R 14 4S 13 n.
c.
12 3S 11 3R 10 3Q 9 2Q 001aae617 HEF4043B Product data sheet All information provided in this document is subject to legal disclaimers.
Rev.
10 — 18 November 2011 © NXP B.
V.
2011.
...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)