DatasheetsPDF.com

74LV03

nexperia
Part Number 74LV03
Manufacturer nexperia
Description Quad 2-input NAND gate
Published Jul 23, 2019
Detailed Description 74LV03 Quad 2-input NAND gate Rev. 4 — 31 August 2017 Product data sheet 1 General description The 74LV03 is a low-vo...
Datasheet PDF File 74LV03 PDF File

74LV03
74LV03

Overview
74LV03 Quad 2-input NAND gate Rev.
4 — 31 August 2017 Product data sheet 1 General description The 74LV03 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT03.
The 74LV03 provides the 2-input NAND function.
The 74LV03 has open-drain N-transistor outputs, which are not clamped by a diode connected to VCC.
In the OFF-state, i.
e.
, when one input is LOW, the output may be pulled to any voltage between GND and VO(max).
This allows the device to be used as a LOW-to-HIGH or HIGH-to-LOW level shifter.
For digital operation and OR-tied output applications, these devices must have a pull-up resistor to establish a logic HIGH level.
2 Features and benefits • Wide operating voltage: 1.
0 V to 5.
5 V • Optimized for low voltage applications: 1.
0 V to 3.
6 V • Accepts TTL input levels between VCC = 2.
7 V and VCC = 3.
6 V • Typical VOLP (output ground bounce) < 0.
8 V @ VCC = 3.
3 V, Tamb = 25 °C • Typical VOHV (output VOH undershoot) > 2 V @ VCC = 3.
3 V, Tamb = 25 °C • Level shifter capability • ESD protection: – HBM JESD22-A114F exceeds 2000 V – MM JESD22-A115-A exceeds 200 V • Specified from -40 °C to +85 °C and from -40 °C to +125 °C 3 Ordering information Table 1.
 Ordering information Type number Package Temperature range 74LV03D -40 °C to + 125 °C Name SO14 Description plastic small outline package; 14 leads; body width 3.
9 mm Version SOT108-1 Nexperia 74LV03 Quad 2-input NAND gate 4 Functional diagram 1 1A 2 1B 4 2A 5 2B 9 3A 10 3B 12 4A 13 4B 1Y 3 2Y 6 3Y 8 4Y 11 mna212 Figure 1.
 Logic symbol 1 2& 3 4 5& 6 9 10 & 8 12 13 & 11 aaa-008083 Figure 2.
 IEC logic symbol 5 Pinning information Y A B GND 001aab715 Figure 3.
 Logic diagram (one gate) 5.
1 Pinning Figure 4.
 Pin configuration SO14 1A 1 1B 2 1Y 3 2A 4 2B 5 2Y 6 GND 7 74LV03 14 VCC 13 4B 12 4A 11 4Y 10 3B 9 3A 8 3Y aaa-027324 5.
2 Pin description Table 2.
 Pin description Symbol 1A, 2A, 3A, 4A 1B, 2B, 3B, 4B 1Y, 2Y, 3Y, 4Y GND VCC Pin 1, 4, 9, 12 2, 5, 10, 13 3...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)