DatasheetsPDF.com

ZL30409

Part Number	ZL30409
Manufacturer	Zarlink Semiconductor Inc
Description	T1/E1 System Synchronizer with Stratum 3 Holdover
Published	Apr 16, 2005
Detailed Description	ZL30409 T1/E1 System Synchronizer with Stratum 3 Holdover Data Sheet Features • • • • Supports Telcordia GR-1244-CORE St...
Datasheet	ZL30409 PDF File

Overview

ZL30409 T1/E1 System Synchronizer with Stratum 3 Holdover Data Sheet Features • • • • Supports Telcordia GR-1244-CORE Stratum 4 timing for DS1 interfaces Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interfaces Selectable 19.
44 MHz, 2.
048MHz, 1.
544MHz or 8kHz input reference signals Provides C1.
5, C2, C4, C6, C8, C16, and C19 (STS-3/OC3 clock divided by 8) output clock signals Provides 5 styles of 8 KHz framing pulses Holdover frequency accuracy of 0.
05 PPM Holdover indication Attenuates wander from 1.
9Hz Fast lock mode Provides Time Interval Error (TIE) correction Accepts reference inputs from two independent sources JTAG Boundary Scan • Ordering Information ZL30409/DDA ZL30409/DDB 48 pin SSOP 48 pin SSOP (Tape and Reel) November 2003 -40° C to +85° C Applications • Synchronization and timing control for multitrunk T1,E1 and STS-3/OC3 systems ST-BUS clock and frame pulse sources • • • • • • • • Description The ZL30409 T1/E1 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links.
The ZL30409 generates ST-BUS clock and framing signals that are phase locked to either a 19.
44 MHz, 2.
048MHz, 1.
544MHz, or 8kHz input reference.
OSCi OSCo TCLR LOCK VDD GND Master Clock TCK TDI TMS TRST TDO PRI SEC IEEE 1149.
1a TIE Corrector Circuit Selected Reference Reference Select MUX Reference Select TIE Corrector Enable Virtual Reference DPLL Output Interface Circuit State Select Input Impairment Monitor State Select C19o C1.
5o C2o C4o C6o C8o C16o F0o F8o F16o RSP TSP RSEL Control State Machine Feedback Frequency Select MUX MS1 MS2 RST HOLDOVER PCCi FLOCK FS1 FS2 Figure 1 - Functional Block Diagram Zarlink Semiconductor US Patent No.
5,602,884, UK Patent No.
0772912, France Brevete S.
G.
D.
G.
0772912; Germany DBP No.
69502724.
7-08 1 Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarl...

Similar Datasheet

ZL30402 SONET/SDH Network Element PLL - Zarlink Semiconductor Inc
ZL30406 SONET/SDH Clock Multiplier PLL - Zarlink
ZL30407 SONET/SDH Network Element PLL - Zarlink Semiconductor Inc
ZL30409 T1/E1 System Synchronizer with Stratum 3 Holdover - Zarlink Semiconductor Inc
ZL30410 Multi-service Line Card PLL - Zarlink Semiconductor
ZL30414 SONET/SDH Clock Multiplier PLL - Zarlink Semiconductor
ZL30415 SONET/SDH Clock Multiplier PLL - Zarlink Semiconductor
ZL30416 SONET/SDH Clock Multiplier PLL - Zarlink Semiconductor

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)