DatasheetsPDF.com

ZL30414

Part Number	ZL30414
Manufacturer	Zarlink Semiconductor
Description	SONET/SDH Clock Multiplier PLL
Published	Jan 31, 2007
Detailed Description	www.DataSheet4U.com ZL30414 SONET/SDH Clock Multiplier PLL Data Sheet Features • Meets jitter requirements of Telcordia...
Datasheet	ZL30414 PDF File

Overview

www.
DataSheet4U.
com ZL30414 SONET/SDH Clock Multiplier PLL Data Sheet Features • Meets jitter requirements of Telcordia GR-253CORE for OC-192, OC-48, OC-12, and OC-3 rates Meets jitter requirements of ITU-T G.
813 for STM64, STM-16, STM-4 and STM-1 rates Provides four LVPECL differential output clocks at 622.
08 MHz Provides a CML differential clock at 155.
52 MHz Provides a single-ended CMOS clock at 19.
44 MHz Lock Indicator Provides enable/disable control of output clocks Accepts a CMOS reference at 19.
44 MHz 3.
3 V supply Ordering Information ZL30414QGC 64 Pin TQFP Trays ZL30414QGC1 64 Pin TQFP* Trays *Pb Free Matte Tin -40° C to +85 ° C February 2005 • • • • • • • • Description The ZL30414 is an analog phase-locked loop (APLL) designed to provide jitter attenuation and rate conversion for SDH (Synchronous Digital Hierarchy) and SONET (Synchronous Optical Network) networking equipment.
The ZL30414 generates very low jitter clocks that meet the jitter requirements of Telcordia GR-253-CORE OC-192, OC-48, OC-12, OC3 rates and ITU-T G.
813 STM-64, STM-16, STM-4 and STM-1 rates.
The ZL30414 accepts a CMOS compatible reference at 19.
44 MHz and generates four LVPECL differential output clocks at 622.
08 MHz, a CML differential clock at 155.
52 MHz and a single-ended CMOS clock at 19.
44 MHz.
The output clocks can be individually enabled or disabled.
The ZL30414 provides a LOCK indication.
Applications • • SONET/SDH line cards Network Element timing cards LPF C622oEN-A C622oEN-B C622oEN-C C622oEN-D C622oP/N-A C19i Frequency & Phase Detector Loop Filter VCO Frequency Dividers and Clock Drivers C622oP/N-B C622oP/N-C C622oP/N-D C155oP/N C19o 19.
44MHz State Machine Reference and Bias Circuit LOCK BIAS VDD GND VCC C155oEN C19oEN 05 Figure 1 - Functional Block Diagram 1 Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2003-2005, Zarlink Semiconductor Inc.
All Rights Reserved.
ZL30414 Data S...

Similar Datasheet

ZL30402 SONET/SDH Network Element PLL - Zarlink Semiconductor Inc
ZL30406 SONET/SDH Clock Multiplier PLL - Zarlink
ZL30407 SONET/SDH Network Element PLL - Zarlink Semiconductor Inc
ZL30409 T1/E1 System Synchronizer with Stratum 3 Holdover - Zarlink Semiconductor Inc
ZL30410 Multi-service Line Card PLL - Zarlink Semiconductor
ZL30414 SONET/SDH Clock Multiplier PLL - Zarlink Semiconductor
ZL30415 SONET/SDH Clock Multiplier PLL - Zarlink Semiconductor
ZL30416 SONET/SDH Clock Multiplier PLL - Zarlink Semiconductor

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)