DatasheetsPDF.com

FDV303N Datasheet PDF


Part Number FDV303N
Manufacturer Kexin
Title N-Channel MOSFET
Description SMD Type N-Channel MOSFET FDV303N (KDV303N) MOSFET ■ Features ● VDS (V) = 25V ● ID = 0.68 A ● RDS(ON) < 450mΩ (VGS = 4.5V) ● RDS(ON) < 600mΩ (V...
Features
● VDS (V) = 25V
● ID = 0.68 A
● RDS(ON) < 450mΩ (VGS = 4.5V)
● RDS(ON) < 600mΩ (VGS = 2.7V) D +0.12.4 -0.1 SOT-23 2.9 +0.1 -0.1 0.4 +0.1 -0.1 3 12 0.95 +0.1 -0.1 1.9 +0.1 -0.1 +0.10.97 -0.1 +0.11.3 -0.1 0.55 0.4 Unit: mm 0.1 +0.05 -0.01 1.Gate 2.Source 3.Drain 0-0.1 +0.10.38 -0.1 GS
■ Abso...

File Size 1.25MB
Datasheet FDV303N PDF File








Similar Ai Datasheet

FDV301N : This N-Channel logic level enhancement mode field effect transistor is produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for digital transistors. Since bias resistors are not required, this one N-channel FET can replace several different digital transistors, with different bias resistor values. June 2009 Features 25 V, 0.22 A continuous, 0.5 A Peak. RDS(ON) = 5 Ω @ VGS= 2.7 V RDS(ON) = 4 Ω @ VGS= 4.5 V. Very low level gate drive requirements allowing direct operation in 3V circuits. VGS(th) 1.

FDV301N : This N−Channel logic level enhancement mode field effect transistor is produced using onsemi’s proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on−state resistance. This device has been designed especially for low voltage applications as a replacement for digital transistors. Since bias resistors are not required, this one N−channel FET can replace several different digital transistors, with different bias resistor values. Features • 25 V, 0.22 A Continuous, 0.5 A Peak ♦ RDS(on) = 5 W @ VGS = 2.7 V ♦ RDS(on) = 4 W @ VGS = 4.5 V • Very Low Level Gate Drive Requirements Allowing Direct Operation in 3 V Circuits. VGS(th) 1.06 V.

FDV301N : N-Channel MOSFET FDV301N SOT-23 2.9 +0.1 -0.1 0.4 +0.1 -0.1 3 +0.12.4 -0.1 12 0.95 +0.1 -0.1 1.9 +0.1 -0.1 0-0.1 +0.10.38 -0.1 +0.10.97 -0.1 +0.11.3 -0.1 0.55 0.4 Unit: mm 0.1 +0.05 -0.01 1. Gate 2. Source 3. Drain N-Channel MOSFET FDV301N ■ Marking Marking 301 SMD Type MOSFET I D , DRAIN-SOURCE CURRENT (A) R DS(ON), NORMALIZED DRAIN-SOURCE ON-RESISTANCE N-Channel MOSFET FDV301N ■ Typical Characterisitics 0 .5 V GS = 4.5V 4.0 3.5 0.4 3.0 2 .7 0.3 2.5 0 .2 0 .1 0 0 2 .0 1.5 0.5 1 1.5 2 2.5 V , DRAIN-SOURCE VOLTAGE (V) DS 3 Figure 1. On-Region Characteristics. 1.8 ID = 0.2A 1.6 VGS = 2.7 V 1.4 1.2 1 0.8 0.6 -50 -25 0 25 50 75 100 125 150 TJ , JUNCTION TEMPE.

FDV301N-F169 : This N−Channel logic level enhancement mode field effect transistor is produced using onsemi’s proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on−state resistance. This device has been designed especially for low voltage applications as a replacement for digital transistors. Since bias resistors are not required, this one N−channel FET can replace several different digital transistors, with different bias resistor values. Features • 25 V, 0.22 A Continuous, 0.5 A Peak ♦ RDS(on) = 5 W @ VGS = 2.7 V ♦ RDS(on) = 4 W @ VGS = 4.5 V • Very Low Level Gate Drive Requirements Allowing Direct Operation in 3 V Circuits. VGS(th) 1.06 V.

FDV302P : .

FDV302P : This P-Channel logic level enhancement mode field effect transistor is produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for digital transistors. Since bias resistors are not required, this one P-channel FET can replace several digital transistors with different bias resistors such as the DTCx and DCDx series. Features -25 V, -0.12 A continuous, -0.5 A Peak. RDS(ON) = 13 Ω @ VGS= -2.7 V RDS(ON) = 10 Ω @ VGS = -4.5 V. Very low level gate drive requirements allowing direct operation in 3V circuit.

FDV303N : These N-Channel enhancement mode field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is tailored to minimize on-state resistance at low gate drive conditions. This device is designed especially for application in battery circuits using either one lithium or three cadmium or NMH cells. It can be used as an inverter or for high-efficiency miniature discrete DC/DC conversion in compact portable electronic devices like cellular phones and pagers. This device has excellent on-state resistance even at gate drive voltages as low as 2.5 volts. July 2014 Features 25 V, 0.68 A continuous, 2 A Peak. RDS(ON) = 0.45 Ω @ .

FDV303N : These N−Channel enhancement mode field effect transistors are produced using ON Semiconductor’s proprietary, high cell density, DMOS technology. This very high density process is tailored to minimize on−state resistance at low gate drive conditions. This device is designed especially for application in battery circuits using either one lithium or three cadmium or NMH cells. It can be used as an inverter or for high−efficiency miniature discrete DC/DC conversion in compact portable electronic devices like cellular phones and pagers. This device has excellent on−state resistance even at gate drive voltages as low as 2.5 V. Features • 25 V, 0.68 A Continuous, 2 A Peak ♦ RDS(ON) = 0.45 Ω @ VGS =.

FDV304P : This P-Channel enhancement mode field effect transistors is produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is tailored to minimize on-state resistance at low gate drive conditions. This device is designed especially for application in battery power applications such as notebook computers and cellular phones. This device has excellent on-state resistance even at gate drive voltages as low as 2.5 volts. Features -25 V, -0.46 A continuous, -1.5 A Peak. RDS(ON) = 1.1 Ω @ VGS = -4.5 V RDS(ON) = 1.5 Ω @ VGS= -2.7 V. Very low level gate drive requirements allowing direct operation in 3V circuits. VGS(th) 1.5V. Gate-Source Zener for ESD .

FDV304P : This P−Channel enhancement mode field effect transistors is produced using onsemi’s proprietary, high cell density, DMOS technology. This very high density process is tailored to minimize on−state resistance at low gate drive conditions. This device is designed especially for application in battery power applications such as notebook computers and cellular phones. This device has excellent on−state resistance even at gate drive voltages as low as 2.5 V. Features • −25 V, −0.46 A Continuous, −1.5 A Peak ♦ RDS(on) = 1.1 W @ VGS = −4.5 V ♦ RDS(on) = 1.5 W @ VGS = −2.7 V • Very Low Level Gate Drive Requirements Allowing Direct Operation in 3 V Circuits. VGS(th) 1.5 V • Gate−Source Zener for ES.

FDV304P-F169 : This P−Channel enhancement mode field effect transistors is produced using onsemi’s proprietary, high cell density, DMOS technology. This very high density process is tailored to minimize on−state resistance at low gate drive conditions. This device is designed especially for application in battery power applications such as notebook computers and cellular phones. This device has excellent on−state resistance even at gate drive voltages as low as 2.5 V. Features • −25 V, −0.46 A Continuous, −1.5 A Peak ♦ RDS(on) = 1.1 W @ VGS = −4.5 V ♦ RDS(on) = 1.5 W @ VGS = −2.7 V • Very Low Level Gate Drive Requirements Allowing Direct Operation in 3 V Circuits. VGS(th) 1.5 V • Gate−Source Zener for ES.

FDV305N : This 20V N-Channel MOSFET uses Fairchild’s high voltage PowerTrench process. It has been optimized for power management applications. Features • 0.9 A, 20 V RDS(ON) = 220 mΩ @ VGS = 4.5 V RDS(ON) = 300 mΩ @ VGS = 2.5 V • Low gate charge • Fast switching speed • High performance trench technology for extremely low RDS(ON) Applications • • • Load switch Battery protection Power management D D S SOT-23 G G S Absolute Maximum Ratings Symbol VDSS VGSS ID PD TJ, TSTG Drain-Source Voltage Gate-Source Voltage Drain Current – Continuous – Pulsed Maximum Power Dissipation TA=25oC unless otherwise noted Parameter Ratings 20 ± 12 0.9 2 0.35 –55 to +150 Units V V A W °C Operating and Storag.




Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)